

## Research Article

# A New Topological Method for Output Voltage Clamping of Immittance-based Constant Current Load Resonant Converters

Alireza. Khoshsaadat , and Mohammad Abedini \* 

Department of Electrical Engineering, Faculty of Engineering, Ayatollah Boroujerdi University, Boroujerd, Iran

\* Corresponding Author: [m.abedini@abru.ac.ir](mailto:m.abedini@abru.ac.ir)

**Abstract** - In this paper a new improved diode-based circuit is introduced for output voltage limiting of immittance-based constant current Load Resonant Converters (LRCs). The proposed Diode-based Voltage-Limiter (DVL) is very reliable and simple, and also has minimum number of components. Moreover, limiting values are flexible and can be varied according to the design requirements. All of the positive characteristics of the LRC operation are preserved in this technique such as Zero Voltage Switching (ZVS) of the inverter switches and Zero Current Switching (ZCS) of the rectifier diodes. A 150W converter with 300kHz switching frequency is considered as a sample prototype. The circuit simulation is presented based on the real model of the semiconductor devices in the OrCAD environments to have maximum accordance with the real conditions. Simulation results demonstrate an accurate clamping ability of the output voltage for overload conditions without any characteristics variation.

**Keywords:** Diode-based Voltage-Limiter (DVL), Immittance Passive Resonant Tank (IPRT), Load Resonant Converter (LRC).

### Article history

Received 27 December 2023; Revised 20 May 2024; Accepted 25 June 2024; Published online October 9, 2024.

© 2024 Published by Shahid Chamran University of Ahvaz & Iranian Association of Electrical and Electronics Engineers (IAEEE)

### How to cite this article

A. R. Khoshsaadat, and M. Abedini, "A New Topological Method for Output Voltage Clamping of Immittance-based Constant Current Load Resonant Converters," *J. Appl. Res. Electr. Eng.*, Vol. 3, No. 1, pp. 33-39, 2024. DOI: 10.22055/jaree.2024.45659.1096



## 1. INTRODUCTION

Load Resonant Converters (LRCs) [1], [2] are used widely as constant current or voltage sources in applications such as high-voltage power supplies [3], induction heaters [4], driver for illumination systems [5], electric arc welders [6], battery or capacitor chargers [7], [8], power factor correctors [9], and contactless power transfers [10]. Therefore, robust output against load variation is an important characteristic in the LRCs design [11], [12]. A simple and reliable technique to achieve load regulation ability in LRCs is utilization of Immittance Passive Resonant Tanks (IPRTs) in LRCs. This feature has been investigated deeply in previous works for IPRTs with various number of reactive component [13-16]. In this method, the robust load regulation capability can be achieved based on a topological technique; thus, utilization of complex controller can be eliminated. In the IPRT-based LRCs, the output voltage is varied according

to the various load values and the output current remain constant based on the inherent load-independent operation of the IPRT in a defined switching frequency. An important problem in this type of the LRCs is occurs when the load increases. In this condition, the output voltage increases accordingly to control the output current in a predefined constant value. This phenomenon can damage the load or the LRC in a specific application such as chargers and electric arc welders. For example, in the battery charger that is charged with a constant current LRC, the output voltage should be limited to a defined voltage when the battery charging procedure is near to the full-load condition. Otherwise, the output voltage increases to high values and the battery lifetime is reduced. Or, in the electric arc welders, if the arc is offed, the open-circuit condition occurs and the LRC can be damaged due to very high output voltage [17]. Therefore, in the IPRT-based LRCs, a voltage clamper should be considered to protect the converter properly.

To solve the mentioned drawback, a method is applying a control circuit to tune the output voltage based on a predefined reference value. In this way, the complexity and cost of the LRC controller increases. An alternative technique is utilization of a clamping circuit, which limits the output voltage topologically. Based on this perspective, a simple circuit topology is presented in [17] using two clamping diode, which demonstrated in Fig. 1. As can be seen, if the IPRT output voltage is less than the  $V_{in}$ , two diodes are reverse biased; and if the IPRT output voltage is more than the  $V_{in}$ , two diode are direct biased and the output voltage is clamped to the  $V_{in}$ . Although, this circuit is not a general method for various IPRT topologies and conditions because a predefined assumption is considered, which the maximum output voltage of the IPRT in the full-load condition is equal to the  $V_{in}$ . This assumption is correct when the IPRT voltage gain is a specific value, which restricts degrees of freedom for the optimum design of the IPRT parameters value. Also, this topology is considered for clamping the output voltage to the  $V_{in}$ , while in some conditions it is wanted to clamp the output voltage to the higher values. In this paper, a new improve Diode-based Voltage-Limiter (DVL) is introduced, which have the follows feature that can be considered as its main features:

- It has high flexibility in variation the border of the clamping voltage that can be tunable according to the converter application and also can be applied in LRCs with various IPRT topologies.
- This flexible topological structure for voltage clamping has minimum number of components increment;
- The positive operation characteristics of the LRC, such as Zero Voltage Switching (ZVS) of the inverter switches and Zero Current Switching (ZCS) of the rectifier diode are preserved in case of utilizing DVL circuit.

Some other topologies have been offered in [17] with more operation flexibility. Although, they do not have the first circuit simplicity, reliability, and correctness, and also use the higher number of the components with more complicated structures. In [18] explores using a concept called duality to design new current-based DC-DC converters. Duality involves creating a mirror image of an existing circuit, where specific components are swapped. This paper applies this idea to traditional voltage-based DC-DC converters, including buck, boost, fly-back, cuk, sepic, and zeta designs. In [19] a tuneable band-pass filter built with an operational transconductance amplifier. This filter acts as an anti-aliasing filter for an analog-to-digital converter. An AAF is crucial to block unwanted signals before they reach the ADC, ensuring accurate digital conversion. Therefore, a new simple topology should be proposed to cover weaknesses of the presented circuit in Fig. 1 with the same simplicity.




Fig. 1: The presented clamping circuit in [17]

## 2. PROPOSED DVL DESIGN

Table 1 provides samples of the appropriate type sizes and styles to use. The main paper sections must be organized as follows:

The new proposed DVL is presented in Fig. 2 to clamp the output voltage of a typical IPRT-based LRCs, named LCCLC-LRC. The fifth-order LCCLC-IPRT topology is a sample and can be replaced with the other IPRT structures. This DVL is composed of the two diodes, similar to Fig. 1, and only two extra zener diodes that connected two the previous diodes directly. Each pair of two diodes (a usual and a zener) are act in half cycle of the LRC operation. Therefore, by analyzing of a pair, the similar condition exists for the other pair.

In the positive cycle, if the IPRT output voltage is less than  $V_{in}$ ,  $D_{c2}$  in Fig. 2 is reverse biased and LRC is operated in the usual condition. If the IPRT output voltage is more than  $V_{in}$ ,  $D_{c2}$  is forward biased and the LRC will operated in the clamping mode based on the following expression:

$$V_{break,Dc1\&Dc3} = V_{pri,full} - V_{in} \quad (1)$$

In which,  $V_{pri,full}$  is the maximum output voltage of the IPRT in the full-load condition, and  $V_{break,Dc1\&Dc2}$  is the breakdown voltage of the zener diodes that should be defined based on difference between the  $V_{pri,full}$  and  $V_{in}$  to limit the output voltage of the LRC to the full-load condition.

Expression (1) is true for the condition that DVL clamps the output voltage to the full-load condition. To obtain a higher value for clamping of the output voltage, the breakdown voltage of the zener diodes should be increased by a required extra voltage ( $V_{extra}$ ), which is considered in problem description. In this condition, the breakdown voltage of the DVL zener diodes is defined as:

$$V_{break,Dc1\&Dc3} = (V_{pri,full} - V_{in}) + V_{extra} \quad (2)$$

## 3. SIMULATION RESULTS

To demonstrate the proposed DVL ability and its operation correctness, a 150W LCCLC-LRC prototype with 300kHz switching frequency is considered as a sample circuit. In the designed converter,  $V_{in}=24V$ ,  $I_{out}=3.5A$ , and  $R_L=12\Omega$ . The detail design procedure and analysis of the LCCLC-LRC have been introduced in [8] and to avoid from prolongation, the operation characteristics and components value are considered similar. Therefore, the value of the components, according to Fig. 2, are defined as:  $L1=L2=2.6\mu H$ ,  $C1=C2=335nF$ ,  $C3=168nF$ ,  $C_f=47\mu F$ , and  $n$  (transformer turn ratio) = 1.75. A 48V supply is applied due to using half-bridge inverter at the input of the converter.




Fig. 2: The proposed DVL structure for output voltage clamping of the LCCLC-LRC

The OrCAD software is applied for simulation of the LCCLC-LRC due to high ability in real modelling of the components circuit with more accordance to real experimental conditions in comparison with the other simulator. The LCCLC-LRC schematic is presented in Fig. 3. IRFP150 is used as the inverter switches, and IR2113 is applied as the switches driver. A 1Ω resistor is used to model the ohmic losses of the LCCLC-LRC. LCCLC-LRC prototype is presented in Fig. 3. Operation waveforms of the designed LCCLC-LRC in nominal load are presented in Fig. 4. The LCCLC-LRC operation waveforms in half-load, full-load, and twice of the full-load conditions are presented in Fig. 5, for clamping the output voltage to the full-load case. Therefore, the breakdown voltage of the zener diodes is the

difference between the maximum voltage of the IPRT output (43V) and  $V_{in}$ , which is equal to 18V according to (1). It is clear that the LCCLC-LRC has the normal operation in half-load and full-load conditions. In twice of full-load condition, the output voltage of the IPRT is clamped to 43V, which is the full-load condition voltage. Therefore, the LRC output voltage clamped to the predefined value in the full-load condition. As can be seen in Fig. 4, the voltage and current of the rectifier diodes are in phase and switching losses of this part is minimum. Also, the ZVS operation of the inverter switches is preserved in heavy loads. Thus, the switching losses in the inverter part is very low, and a low switching losses is due to the turn-off current of the switches.






Fig. 3: The proposed DVLC schematic circuit in OrCAD




(a)




(b)

**Fig. 4:** Simulation waveforms of the LCCLC-LRC with the applied DVL in half-load condition for voltage claming in full-load. (a) Voltage and current at secondary side of the transformer; (b) output voltage and current. Blue: voltage, red: current.




(a)




(b)


**Fig. 5:** Simulation waveforms of the LCCLC-LRC with the applied DVL in full-load condition for voltage clamping in full-load value. (a) Voltage and current at secondary side of the transformer; (b) output voltage and current. Blue: voltage, red: current.



(a)



(b)



(c)

**Fig. 6:** Simulation waveforms of the LCCLC-LRC with the applied DVL in the three times full-load condition ( $36\Omega$ ) for voltage claming in twice the full-load value (86V). (a) Voltage and current in the secondary side of the transformer; (b) output voltage and current; (c) voltage and current of the inverter switch. Blue: voltage, red: current.

To demonstrate the flexibility of the proposed DVL for various limiting conditions, another simulation is performed for a higher voltage limitation than the full-load condition. In this case, the limitation value is considered in twice the full-load condition (86V). The simulation results are presented in Fig. 6. It can be seen that the output voltage is in the normal condition until  $R_L=24\Omega$ . The output voltage is clamped to 86V in the higher values of the  $2R_L$ , such as  $36\Omega$ , without affecting the ZVS of the inverter switches and ZCS of the rectifier diodes. The output current and voltage of the LCCLC-LRC as a function of the  $R_L$ , are presented in Fig. 7 and also Fig. 8 respectively for voltage clamping in the full-load case. As can be seen, the output current is nearly constant in light- to full-load condition. When the load is higher than the full case, the constant current mode converts to the constant voltage mode. In this condition, the output voltage remain constant with the load increasing. Therefore, the output current decrease proportionally.

#### 4. CONCLUSION

A new general diode-based circuit (DVL) is presented in this paper for clamping the output voltage of the constant current IPRT-based LRCs for protecting the load and converter in the heavy-load conditions. This topology is very simple and reliable with high precision. Due to applying only four diodes (two usual and two zener) the DVL cost and complexity is very low in comparison with other controller-based methods. The output voltage clamping ability of the proposed DVL is examined with a sample LRC (LCCLC-LRC) prototype that designed in the past works.




Fig. 7: LCCLC-LRC output current using DVL as a function of  $R_L$ .




Fig. 8: LCCLC-LRC output voltage using DVL as a function of  $R_L$ .

The simulation results, using the OrCAD and real model of the components, demonstrates that the introduced circuit can operate successfully in the various load values without affecting the main positive characteristics of the basic converter, such as ZVS of the inverter switches and ZCS of the rectifier diodes.

#### CREDIT AUTHORSHIP CONTRIBUTION STATEMENT

**Alireza Khoshsaadat:** Conceptualization, Funding acquisition, Project administration. **Mohammad Abedini:** Data curation, Roles/Writing - original draft, Writing - review & editing.

#### DECLARATION OF COMPETING INTEREST

The authors declare that they have no known competing financial interests or personal relationships that could have appeared to influence the work reported in this paper. The ethical issues; including plagiarism, informed consent, misconduct, data fabrication and/or falsification, double publication and/or submission, redundancy has been completely observed by the authors.

#### REFERENCES

- [1] M. M. Jovanovic, "Merits and limitations of resonant and soft-switched converters," [Proceedings] Fourteenth International Telecommunications Energy Conference - INTELEC '92, Washington, DC, USA, 1992, pp. 51-58.
- [2] M. Jovanović, "Resonant, quasi-resonant, multi-resonant and soft-switching techniques-merits and limitations," Int. Journal of Electron., vol. 77, no. 5, pp. 537-554, Apr. 1994.
- [3] W. -C. Hsu, J. -F. Chen, Y. -P. Hsieh and Y. -M. Wu, "Design and Steady-State Analysis of Parallel Resonant DC-DC Converter for High-Voltage Power Generator," in IEEE Transactions on Power Electronics, vol. 32, no. 2, pp. 957-966, Feb. 2017.
- [4] B. Jaafari and A. Namadmalan, "Design and parameter estimation of series resonant induction heating systems using self-oscillation tuning loop," Journal of Applied Research in Electrical Engineering, vol. 1, no. 1, pp. 42-49, Jan. 2022.
- [5] A. Navarro-Crespin, V. M. Lopez, R. Casanueva and F. J. Azcondo, "Digital Control for an Arc Welding Machine Based on Resonant Converters and Synchronous Rectification," in IEEE Transactions on Industrial Informatics, vol. 9, no. 2, pp. 839-847, May 2013.
- [6] A. Navarro-Crespin, V. M. Lopez, R. Casanueva and F. J. Azcondo, "Digital Control for an Arc Welding Machine Based on Resonant Converters and Synchronous Rectification," in IEEE Transactions on Industrial Informatics, vol. 9, no. 2, pp. 839-847, May 2013.
- [7] H. Haga and F. Kurokawa, "Modulation Method of a Full-Bridge Three-Level LLC Resonant Converter for Battery Charger of Electrical Vehicles," in IEEE

- Transactions on Power Electronics*, vol. 32, no. 4, pp. 2498-2507, April 2017.
- [8] M. K. Borage, S. Tiwari and S. Kotaiah, "A constant-current, constant-voltage half-bridge resonant power supply for capacitor charging," *IEE Proc. Electr. Power Appl.*, vol. 153, no. 3, pp. 343-347, May 2006.
- [9] Jiatian Hong, D. Maksimovic, R. W. Erickson and I. Khan, "Half-cycle control of the parallel resonant converter operated as a high power factor rectifier," in *IEEE Transactions on Power Electronics*, vol. 10, no. 1, pp. 1-8, Jan. 1995.
- [10] A. Namadmalan, "Bidirectional Current-Fed Resonant Inverter for Contactless Energy Transfer Systems," in *IEEE Transactions on Industrial Electronics*, vol. 62, no. 1, pp. 238-245, Jan. 2015.
- [11] L. Li, Y. Gao, P. K. T. Mok, I. -S. M. Sun and N. Park, "A 16–28-W 92.8%-Efficiency Monolithic Quasi-Resonant LED Driver With Constant-Duty-Ratio Frequency Regulator," in *IEEE Transactions on Circuits and Systems II: Express Briefs*, vol. 62, no. 12, pp. 1199-1203, Dec. 2015.
- [12] C. -O. Yeon, J. -W. Kim, M. -H. Park, I. -O. Lee and G. -W. Moon, "Improving the Light-Load Regulation Capability of LLC Series Resonant Converter Using Impedance Analysis," in *IEEE Transactions on Power Electronics*, vol. 32, no. 9, pp. 7056-7067, Sept. 2017.
- [13] L. Cao, J. Lin, X. Jiang, C. S. Wong and K. H. Loo, "An Immittance-Network-Based Multiport ZVS Bidirectional Converter With Power Decoupling Capability," in *IEEE Transactions on Power Electronics*, vol. 37, no. 10, pp. 12729-12740, Oct. 2022.
- [14] A. Khoshsaadat and J. S. Moghani, "Fifth-Order T-Type Passive Resonant Tanks Tailored for Constant Current Resonant Converters," in *IEEE Transactions on Circuits and Systems I: Regular Papers*, vol. 65, no. 2, pp. 842-853, Feb. 2018.
- [15] A. Bagheri, H. Iman-Eini and M. Emaneini, "Underwater Arc Discharge Treatment Using a High-Voltage Arc-Robust Supply," in *IEEE Journal of Emerging and Selected Topics in Power Electronics*, vol. 11, no. 3, pp. 3261-3269, June 2023.
- [16] L. Yang, X. Chen, Y. Zhang, B. Feng, H. Wen, T. Yang, X. Zhao, J. Huang, D. Zhu, Y. Zhao, A. Zhang, X. Tong, "Underwater Power Conversion and Junction Technology for Underwater Wireless Power Transfer Stations", *Journal of Marine Science and Engineering*, vol.12, no.4, pp.561, 2024.
- [17] M. Borage, S. Tiwari and S. Kotaiah, "LCL-T Resonant Converter With Clamp Diodes: A Novel Constant-Current Power Supply With Inherent Constant-Voltage Limit," in *IEEE Transactions on Industrial Electronics*, vol. 54, no. 2, pp. 741-746, April 2007.
- [18] Z. Gholami; R. Ildarabadi; H. Heydari-doostabad. "Conventional DC-DC Converters Through Duality Approach for Current-Based Applications". *Journal of Applied Research in Electrical Engineering*, 2024.
- [19] M. Ghaemmaghani, S. Reyhani. "Design of a Tunable 4th Order OTA-C Band-Pass Filter for Use in Front-End of ADC". *Journal of Applied Research in Electrical Engineering*, 2, 2, 2024, 152-157.

### BIOGRAPHY



Alireza Khoshsaadat was born in Boroujerd, Iran, in 1986. He received the B.Sc. degree from Shahid Beheshti University (SBU), Tehran, Iran, in 2009, the M.Sc. degree from the Iran University of Science and Technology (IUST), Tehran, in 2011, and the Ph.D. degree from Amirkabir University of Technology (AUT), Tehran, in 2018, all in electrical engineering. He is currently a Faculty Member and an Assistant Professor with Ayatollah Boroujerdi University (ABRU), Boroujerd. His research interests include design of power electronics converters and chargers, and also electric vehicles (EVs) analysis and design



**Mohammad Abedini** was born in Boroujerd, Iran, in 1986. He received his B.Sc degree in electrical engineering from the Islamic Azad university of Borujerd, Borujerd, Iran in 2006. M.Sc. and Ph.D degrees in electrical engineering from Bu-Ali Sina University in 2008 and 2010, respectively. He is currently an associate professor at ayatollah Borujerd university. His current research interest includes microgrids and distribution systems.

### Copyrights

© 2024 by the author(s). Licensee Shahid Chamran University of Ahvaz, Ahvaz, Iran. This article is an open-access article distributed under the terms and conditions of the Creative Commons Attribution –NonCommercial 4.0 International (CC BY-NC 4.0) License (<http://creativecommons.org/licenses/by-nc/4.0/>).

