Journal of Applied Research in Electrical Engineering

Current Issue

By Issue

By Author

By Subject

Author Index

Keyword Index

About Journal

Aims and Scope

Editorial Board

Publication Ethics

Indexing and Abstracting

Related Links

FAQ

Peer Review Process

News

Review Guide

Publons Membership Guide

Performance Analysis of a Steep-Slope Bi-channel GaSb-GaAs Extended Source Tunnel Field Effect Transistor with Enhanced Band-to-Band Tunneling Current

Document Type : Research article

Author

Department of Electronic, Yadegar- e- Imam Khomeini (RAH) Shahr-e-Rey Branch, Islamic Azad University, Tehran, Iran

Abstract

This paper presents a comprehensive investigation of the electrical properties of a heterojunction tunnel field effect transistor with enhanced electrical tunneling current. The proposed device structure incorporates an extended source region and two parallel channels positioned above and below the source region. This configuration effectively amplifies the tunneling area, leading to a significant improvement in the on-state current. Moreover, the inclusion of an embedded oxide region between the source and drain regions confers the device with a high resistance to short-channel effects. The combination of materials in both the source and channel region results in a staggered band alignment at the tunneling junction. This specific configuration leads to a lower threshold voltage for the initiation of tunneling. The impact of critical design parameters on the device performance has been thoroughly examined. A 2D variation matrix has been developed to compute the threshold voltage and on-state current variation based on the source doping density and gate workfunction, which serve as essential design parameters to optimize the electrical performance of the device. Furthermore, the device has achieved a unity current-ratio frequency of 300 GHz indicating its suitability for high-frequency applications. Additionally, the proposed structure provides an on-state current of 2.24×10-4 (A/µm), an off-state current of 1.24×10-15 (A/µm), an on/off current ratio of 1.81×1011, and a subthreshold swing of 5 (mV/dec). These characteristics make the device viable for energy-efficient, high-speed digital circuits.

Highlights

  • An efficient Tunnel Field Effect Transistor (TFET) with an enhanced tunneling rate is designed and simulated.
  • The material combination in the tunneling junction facilitates low-power operation of the device.
  • Gate workfunction and source doping density are critical design parameters.
  • A 2D variation matrix has been developed to design a device with optimized performance.

Keywords

Main Subjects

References
[1]     S. Jha, and S. K. Choudhary, “A comparative analysis of the short-channel effects of double-gate, tri-gate and gate-all-around MOSFETs”, International Journal of Nanoparticles, vol. 12, no. 1-2, pp. 112-121, 2020.
[2]     F. Á. Herrera et al., “Advanced short-channel-effect modeling with applicability to device optimization-Potentials and scaling”, IEEE Transactions on Electron Devices, vol. 66, no. 9, pp. 3726-3733, 2019.
[3]     Q. Xie, J. Xu, and Y. Taur, “Review and critique of analytic models of MOSFET short-channel effects in subthreshold”, IEEE Transactions on Electron Devices, vol. 59, no. 6, pp. 1569-1579, 2012.
[4]     H. Ghorbani, and J. L. R. Martinez, “A feedforward active gate voltage control method for SiC MOSFET driving,” Journal of Applied Research in Electrical Engineering, vol. 2, no. 1, pp. 87-94, 2023.
[5]     M. Arab Nezhad, and A. Mahani, “Design of low-power approximate logarithmic multipliers with improved accuracy,” Journal of Applied Research in Electrical Engineering, vol. 2, no. 1, pp. 95-102, 2023.
[6]     A. Davami, and M. H. Shahrokh Abadi, “Investigating the effects of phosphorene nanotubes (PNTs)-on-gold substrates on the enhancements of the sensitivity of SPR biosensors”, Journal of Applied Research in Electrical Engineering, vol. 1, no. 2, pp. 169-174, 2021.
[7]     K. M. C. Babu, and E. Goel, “Evolution of tunnel field effect transistor for low power and high speed applications: a review,” Silicon, vol. 14, no. 17, pp. 11051-11060, 2022.
[8]     S. Chander, S. K. Sinha, and R. Chaudhary, “Comprehensive review on electrical noise analysis of TFET structures,” Superlattices and Microstructures, vol. 161, p. 107101, 2022.
[9]     R. Goswami, and B. Bhowmick, “Comparative analyses of circular gate TFET and heterojunction TFET for dielectric-modulated label-free biosensing,” IEEE Sensors Journal, vol. 19, no. 21, pp. 9600-9609, 2019.
[10]  K. S. Singh, S. Kumar, and K. Nigam, “Impact of interface trap charges on analog/RF and linearity performances of dual-material gate-oxide-stack double-gate TFET”, IEEE Transactions on Device and Materials Reliability, vol. 20, no. 2, pp. 404-412, 2020.
[11]  J. E. Jeyanthi, T. S. A. Samuel, A. S. Geege, and P. Vimala, “A detailed roadmap from single gate to heterojunction TFET for next generation devices,” Silicon, vol. 14, no. 7, pp. 3185-3197, 2022.
[12]  C.-Y. Chen, H. Ilatikhameneh, J. Z. Huang, G. Klimeck, and M. Povolotskyi, “Impact of body thickness and scattering on III-V triple heterojunction TFET modeled with atomistic mode-space approximation,” IEEE Transactions on Electron Devices, vol. 67, no. 8, pp. 3478-3485, 2020.
[13]  N. Oliva, J. Backman, L. Capua, M. Cavalieri, M. Luisier, and A. M. Ionescu, “WSe2/SnSe2 vdW heterojunction Tunnel FET with subthermionic characteristic and MOSFET co-integrated on same WSe2 flake,” npj 2D Materials and Applications, vol. 4, no.1, p. 5, 2020.
[14]  U. S. Shikha, B. Krishna, H. Harikumar, J. Jacob, A. Pradeep, and R. K. James, “OFF current reduction in negative capacitance heterojunction TFET,” Journal of Electronic Materials, vol. 52, no. 4, pp. 2695-2707, 2023.
[15]  I. Chahardah Cherik, and S. Mohammadi, “Germanium-  source L-shaped TFET with dual in-line tunneling junction,” Applied Physics A, vol. 127, no. 7, p. 525, 2021.
[16]  S. Singh and B. Raj, “Analytical and compact modeling analysis of a SiGe hetero-material vertical L-shaped TFET,” Silicon, pp. 1-11, 2021.
[17]  S. S. Shin, J. H. Kim, and S. Kim, “L-shaped tunnel FET with stacked gates to suppress the corner effect,” Japanese Journal of Applied Physics, vol. 58, no. SD, p. SDDE10, 2019.
[18]  S. Yun et al., “F-shaped tunnel field-effect transistor (tfet) for the low-power application,” Micromachines, vol. 10, no. 11, p. 760, 2019.
[19]  P. Singh, and D. S. Yadav, “Design and investigation of f-shaped tunnel fet with enhanced analog/rf parameters,” Silicon, pp. 1-16, 2021.
[20]  L. Lattanzio, L. De Michielis, and A. M. Ionescu, “The electron--hole bilayer tunnel FET,” Solid-State Electronics, vol. 74, pp. 85-90, 2012.
[21]  Ashita, S. A. Loan, A. G. Alharbi, and M. Rafat, “Ambipolar leakage suppression in electron-hole bilayer TFET: Investigation and analysis,” Journal of Computational Electronics, vol. 17, pp. 977-985, 2018.
[22]  J. L. Padilla, C. Alper, A. Godoy, F. Gamiz, and A. M. Ionescu, “Impact of asymmetric configurations on the heterogate germanium electron-hole bilayer tunnel FET including quantum confinement,” IEEE Transactions on Electron Devices, vol. 62, no. 11, pp. 3560-3566, 2015.
[23]  Z. Ahangari, and S. Mahmodi, “Design and sensitivity analysis of steep-slope bi-channel vertical tunnel field effect transistor,” Silicon, vol. 13, pp. 1917-1924, 2021.
[24]  V. Ambekar and M. Panchore, “Realization of high-speed logic functions using heterojunction vertical TFET,” Applied Physics A, vol. 129, no. 3, p. 166, 2023.
[25]  J. Singh, S. Singh, and N. Paras, “Design and integration of vertical TFET and memristor for better realization of logical functions,” Silicon, vol. 15, no. 2, pp. 783–792, 2023.
[26]  S. Meriga and B. Bhowmick, ‘‘Investigation of a dual gate pocket-doped drain engineered tunnel FET and its reliability issues’’, Applied Physics A, vol. 129, no. 2, p. 104, 2023.
[27]  R. Paul, “Simulation and performance evaluation of charge plasma based dual pocket biosensor using sige-heterojunction TFET design,” Silicon, vol. 15, no. 5, pp. 2147–2162, 2023.
[28]  Z. Ahangari, “Performance optimization of a nanotube core--shell semi-junctionless p+p+n heterojunction tunnel field effect transistor,” Indian Journal of Physics, vol. 95, pp. 1091-1099, 2021.
[29]  K. Kumar, A. Kumar, V. Mishra, and S. C. Sharma, ‘‘Implementation of band gap and gate oxide engineering to improve the electrical performance of SiGe/InAs Charged plasma-based junctionless-TFET’’, Silicon, vol. 15, no. 3, pp. 1303–1313, 2023.
[30]  A. Masoudi, Z. Ahangari, and M. Fathipour, ‘‘Performance optimization of a nanoscale GaSb P-channel electron-hole bilayer tunnel field effect transistor using metal gate workfunction engineering’’, Materials Research Express, vol. 6, no. 9, p. 096311, 2019.
[31]  U. Mushtaq, N. Kumar, S. Anand, and I. Amin, ‘‘Design and performance analysis of core-shell dual metal-dual gate cylindrical GAA silicon nanotube-TFET’’, Silicon, vol. 12, pp. 2355–2363, 2020.
[32]  ATLAS User Manual 2018 (Santa Clara, USA: Silvaco International.
Journal of Applied Research in Electrical Engineering
Volume 2, Issue 2
Summer and Autumn 2023
July 2023
Pages 206-213
Files
History
  • Receive Date: 21 September 2023
  • Revise Date: 08 January 2024
  • Accept Date: 28 January 2024
Share
How to cite
Statistics